Annealed GaAs grown by molecular-beam epitaxy ͑MBE͒ at a low temperature ͑LT͒ has been shown to have a very high resistivity and short carrier lifetime. [1] [2] [3] Recently, the low-temperature grown technique has been extended to the InGaAs/GaAs superlattice [4] [5] [6] and a reduction of the carrier lifetime 4 has been reported and is proposed to be related to the presence of a large fraction of defects. Although defect properties of LT-GaAs are extensively studied, there are few reports on the properties of deep traps in the InGaAs/GaAs system. Therefore, in this work, we extend our studies of deep levels from LT-GaAs 3 to a LT-In 0.12 Ga 0.88 As/GaAs system and use capacitance-frequency (C -F) measurement and deep-level transient spectroscopy ͑DLTS͒ to characterize its defects.
Samples studied here were grown by a Varian Gen-II MBE system on n ϩ -(001) GaAs substrates. Figure 1 shows the detailed structure of a p -n junction sandwiched with a 30 period undoped In 0.12 Ga 0.88 As ͑150 Å͒/GaAs ͑100 Å͒ superlattice grown at a low temperature of 300°C. Except for the superlattice, the rest of the structures were grown at 620°C.
The sample shows the typical rectified current-voltage characteristics with a forward-bias ideality factor close to two around room temperature. At 77 K, it shows a large turn-on voltage similar to the feature of a trap-filling effect in a LT-grown n ϩ -LT-n ϩ GaAs structure. This sample was then investigated by a C -F measurement using a HP4194 gain-phase analyzer. The detail theory about the C -F spectra can be found elsewhere. 7 The small-signal oscillation level was kept at 50 mV and the sample was biased at a reversed voltage of Ϫ1 V. Figure 2 shows the C -F results for the sample, in which three drops in C representing three traps, labeled as E1, T1, and H1, were observed. Among them, the trap parameters for the T1 and H1 traps were determined from their inflexion frequency versus temperature. However, the E1 trap occurred at a frequency so low that the low-frequency plateau could not be seen without much noise. Therefore, the DLTS spectra were also taken for determining the trap parameters for E1. The inset of Fig. 2 presents the DLTS spectra at different rate windows measured by the HP4194 gain-phase analyzer. Three traps were clearly observed and their parameters are consistent with those from the C -F measurement as shown in the Arrhenius plot in Fig. 3 . The big difference in the measuring temperatures between the DLTS and C -F methods enabled us to determine their parameters more accurately. The parameters of these three traps are determined to be E a ϭ0.73 eV, ϭ4.6ϫ10
Ϫ11 cm 2 for H1, E a ϭ0.45 eV, ϭ6.0ϫ10 Ϫ17 cm 2 for T1, and E a ϭ0.75 eV, ϭ3.7ϫ10 Ϫ15 cm 2 for E1, respectively. Among these traps, the origins of the H1 and E1 traps are briefly described here. The H1 trap was also observed in the reference sample which was of the same structure but with the superlattice layer grown at Tϭ550°C. Both the C -F and DLTS data of the reference sample exhibit only one trap as shown in Fig. 3 and should belong to the H1 trap when plotted as hollow and solid triangles in Fig. 4 . Therefore, the H1 trap is irrelevant to the low temperature growth. This result is also collaborated by Ashizawa et al. 8 who observed a trap labeled as their H2 in InGaAs/GaAs p ϩ n diodes with a similar In composition and proposed that it was due to the lattice mismatch. From the position in the Arrhenius plot, our trap H1 is very close to their H2 trap. Therefore, we believe that the H1 trap is not created by the LT growth and is probably related to the lattice mismatch between GaAs and InGaAs. As to the E1 trap, it occurs very close to the previously reported EL2 level 9 ͑shown as a dotted line͒. A photo transient capacitance measurement was performed at 77 K and a photocapacitance quenching effect was observed, 10 further supporting that the E1 observed by us is EL2. A. C. Irvine and D. U. Palmer 11 observed EL2 in InGaAs grown on GaAs by MBE and deduced that the origin of EL2 is related to the interaction of Ga vacancies with misfit dislocations created by the lattice mismatch between InGaAs and GaAs. Because the Ga vacancies are created in LT-grown GaAs, it is reasonable to suggest that the Ga vacancies are also created in LT-grown InGaAs/GaAs superlattice. Therefore, EL2 is likely to exist in the LT-grown InGaAs/GaAs superlattice sample.
A careful examination of the C -F behavior for the T1 trap shows that its capacitance increase with frequency, a feature which is different from those of the H1 and E1 traps. This abnormal feature is more pronounced when the C -F data are taken at 0 V as shown in Fig. 5 . From the relationship between its inflexion frequency and temperatures, parameters of this trap were determined to be E a ϭ0.46 eV and ϭ1.0ϫ10 Ϫ16 cm 2 which corresponded to those determined by DLTS, as shown in the Arrhenius plot in Fig. 3 . This abnormal behavior is not due to the effect of an unwanted inductance in the measuring cable, for its effect on an equivalent R-C circuit would decrease the capacitance with frequency.
Theoretically, if a trap captures or emits electrons, the trap will exhibit a transient current ␦V(␦C/)exp(Ϫt/) which reduces to zero after a time constant when the device is subjected to an applied step voltage ␦V. This transient current is the so-called charging and discharging current. This current component, after a Fourier transformation, can be decomposed into a capacitance and conductance in the frequency domain. The capacitance will decrease with frequency like a step-like curve: C()ϭC ϱ ϩ␦C/1ϩ() 2 . The E1 and H1 traps in Fig. 2 follow this behavior. However, if a trap interacts not only with electrons but also with holes, when a reverse step voltage is applied, the device may exhibit a conducting current: ␦VG t ͓1Ϫexp(Ϫt/ t )͔ which exponentially increases to its steady state with an inertial time constant. When the steady state is reached, it does not mean that the trap no longer emits electrons but mean that its electron emission rate is equal to its hole emission rate. This inertial conduction, after a Fourier transformation, will cause the measured capacitance increase with frequency. Summing up the charging-discharging current and the inertia conduction current, the frequency-dependent capacitance is Because the existence of a large generation-recombination current at 0 V conductance G t is markedly larger at 0 V than at Ϫ1 V. Therefore, the condition G t Ͼ␦C t / t is more satisfied at 0 V than at Ϫ1 V, rendering the abnormal behavior more pronouncedly observed at 0 V as shown in Fig. 5 than in Fig. 2 .
Several groups have studied the inertial conduction current which needs time to establish [12] [13] [14] when the device is subjected to a small voltage step. For trap T1 in our sample, we feel that among all possibilities, the most likely origin of this inertial conducting current is the generationrecombination current. When a small reverse voltage step is applied, the trap occupation probability will change. Consider a situation in which the change in the trap occupation probability influences the generation-recombination current. Therefore, the generation-recombination current has a time constant which relates to the trap occupation parameters. We had observed a similar abnormal capacitance behavior for a generation-recombination center at 0.66 eV in a LT-grown GaAs p-LT-n structure, 12 which is responsible for the reverse-bias leakage current. Since the T1 trap exhibits a similar abnormal capacitance behavior, it leads us to believe that the T1 trap is created by the LT growth and is a generation-recombination center, which contributes to part of the reverse-bias leakage current. Finally, it should be noted that because the abnormal capacitance was only observed by the C -F spectra and not by DLTS, the C -F measurement is useful to study the generation-recombination centers.
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